Senior Analog Design Engineer

Analog Design Engineer Senior (L5 equivalent) 5-8 years

Other levels: Analog Design Engineer Principal Analog Design Engineer Staff Analog Design Engineer Lead Analog Design Engineer Junior Analog Design Engineer

1 Which company are you aiming at?

To generate precise rejection-prevention feedback and application strategy, tell us where you're targeting.

Qualcomm

Texas Instruments

Analog Devices

Broadcom

NXP

2 Send your application

You need an account so we know where to send the feedback.

Create an account Sign in

The job description

Tech stack. Advanced CMOS analog design, Cadence Virtuoso, Spectre and APS, high-performance op-amps, data converters, PLLs, Monte Carlo and reliability analysis, Python, Verilog-A behavioral modeling, ESD-aware design

About the role

You will serve as a senior analog designer at a semiconductor company, owning the most demanding analog blocks in the product and setting the technical standard for the design team. Senior analog designers take on the circuits where specifications push the limits of the process: ultra-low-noise front ends, high-linearity drivers, precision references, and high-speed converters. You will architect these blocks, drive them to silicon success, mentor junior designers, and elevate the team's methodology.

What you will achieve

Own the design of challenging analog blocks from architecture and specification through schematic, simulation, layout supervision, tapeout, and silicon validation, carrying personal accountability for first-silicon success.
Achieve first-silicon success on demanding specifications through rigorous hand analysis, thorough corner and Monte Carlo simulation, and layout-aware design practices, catching design weaknesses before they become expensive silicon failures.
Architect block-level solutions including topology selection, error budgeting across sub-blocks, and calibration strategies that relax analog requirements through digital assistance.
Mentor junior designers through design reviews, debug guidance, and methodology coaching, raising the quality and productivity of the entire team.
Lead silicon debug of the hardest analog issues, applying systematic bench measurement, failure analysis, and root-cause reasoning under schedule pressure.
Improve the team's design methodology by introducing better modeling practices, checklists, or automation that measurably reduce respins or design cycle time.

What you will bring

Must-haves

5 to 8 years of experience in analog IC design with multiple successful tapeouts and silicon validation.
Deep circuit intuition spanning amplifiers, references, filters, converters, and feedback systems, with the ability to predict circuit behavior accurately through hand analysis before simulation confirms it.
Expert-level proficiency with Cadence design tools and advanced simulation techniques.
Track record of meeting aggressive specifications for noise, linearity, precision, or speed.
Strong understanding of device physics, mismatch, layout effects, and reliability mechanisms.
Experience with calibration and digital assistance techniques for analog performance enhancement.
Technical leadership ability demonstrated through mentoring and design reviews.

Nice-to-haves

Experience with high-speed or RF-adjacent analog design.
Knowledge of advanced packaging effects on analog performance.
Familiarity with system-level modeling of analog signal chains.
Patents or publications in analog circuit design.