Verification Tools Engineer

ASIC Verification Engineer Mid-level (L4 equivalent) 2-5 years

✓ Which company are you aiming at?

To generate precise rejection-prevention feedback and application strategy, tell us where you're targeting.

Apple

NVIDIA

Qualcomm

AMD

Broadcom

Marvell

2 Send your application

You need an account so we know where to send the feedback.

Create an account Sign in

The job description

Tech stack. Python, regression automation, CI/CD for RTL, results dashboards, EDA tool scripting (Tcl), Linux, databases, web basics

About the role

You will build the tooling that makes the verification team fast at a fabless semiconductor company taping out complex silicon. Verification tools engineers own the CAD and flow side of verification: regression automation, results dashboards, failure triage tooling, and the compute-farm workflows that turn thousands of simulation runs into actionable signal. You do not verify RTL yourself; you multiply the output of every engineer who does. You will treat the verification team as your customer, measuring your success in hours saved, regressions accelerated, and failures triaged automatically. The best tools are the ones engineers cannot imagine working without, and building those is your job.

What you will achieve

Build and maintain the regression automation system that schedules, monitors, and reports on 10,000-plus simulation jobs per week with 99 percent infrastructure reliability.
Deliver results dashboards that let engineers see failure trends, coverage progress, and farm utilization at a glance, cutting status-meeting time in half.
Automate failure triage with log parsing and bucketing that correctly classifies 85 percent of regressions without human intervention.
Reduce regression turnaround time by 30 percent through smart scheduling, job prioritization, and farm capacity optimization, while keeping infrastructure costs flat as the project scales.
Ship self-service flow tools (testbench generators, run scripts, debug launchers) that save each verification engineer at least two hours per week.

What you will bring

Must-haves

2 to 5 years of CAD, flow development, or verification infrastructure experience in a semiconductor environment.
Strong Python skills for building robust automation, parsers, and internal tools.
Experience with regression management: job schedulers (LSF, Grid Engine, Slurm), farm workflows, and results databases.
Familiarity with EDA tool scripting (Tcl) and the simulation flows verification engineers use daily.
Understanding of verification workflows: regressions, coverage merging, and debug triage, from the tooling side.
Linux systems skills: job control, filesystems, and performance troubleshooting on compute farms.
Ability to gather requirements from verification engineers and ship tools they actually adopt.

Nice-to-haves

Experience with CI/CD practices adapted to RTL development (Gerrit, Jenkins, GitLab).
Web development skills for building internal dashboards.
Knowledge of data visualization for coverage and bug-trend analytics.
Experience with containerized EDA tool deployments.