Senior Hardware Engineer
The job description
Tech stack. Cadence Allegro or Altium Designer, HyperLynx, high-speed serial interfaces, PCIe, DDR4/DDR5 memory subsystems, power integrity analysis, thermal design fundamentals, VNA measurements, EMC certification
About the role
You will join a hardware team building compute and connectivity products where board complexity rises with every generation and schedules leave no room for rework. Senior engineers here own the hardest boards end to end and set the technical bar for everyone else on the team through rigorous reviews and example. Your designs will ship in products used by thousands of customers, so getting the details right the first time is the core of the job. You will also shape how the team works: review standards, simulation checklists, bring-up playbooks, and the mentorship that turns strong engineers into senior ones. This role rewards engineers who combine deep technical mastery with the judgment to know where rigor matters most.
What you will achieve
- Own complex multilayer board designs with 12 or more layers and high-speed serial links from architecture definition through mass production with first-pass success
- Deliver aggressive program schedules by front-loading simulation, constraint planning, and thorough peer reviews before layout begins, avoiding late-stage surprises
- Mentor junior engineers through schematic reviews, layout critiques, and lab debug technique, measurably raising the whole team's output quality quarter over quarter
- Reduce signal integrity escapes across the team by building reusable simulation checklists and review templates that every designer actually adopts
- Partner with firmware and mechanical teams to resolve cross-discipline issues spanning power sequencing, thermal paths, and EMI before they cost a respin
What you will bring
Must-haves
- 5 to 8 years of board-level hardware design with multiple shipped products in volume production across successive product generations
- Deep experience with high-speed interfaces such as PCIe, DDR4/DDR5, USB3, or 10G+ Ethernet, from schematic capture through lab validation and compliance
- Proficiency with signal integrity and power integrity simulation tools such as HyperLynx, ADS, or Sigrity, applied systematically before layout
- Track record of taking boards through EMC certification and agency approvals including FCC, CE, and UL without late-stage surprises or redesigns
- Strong lab debug skills, including VNA or TDR measurements for characterizing high-speed channels and validating simulation models against reality
- Experience leading design reviews and driving technical decisions across firmware, mechanical, and manufacturing stakeholders with competing priorities
- BS in Electrical Engineering; MS preferred for the depth and breadth this senior role demands
Nice-to-haves
- Thermal simulation experience with FloTHERM or Icepak enabling genuine co-design with mechanical engineering teams
- Knowledge of HDI and advanced packaging techniques including BGA fanout strategies, microvias, and via-in-pad implementation
- Prior work with ODM or JDM partners, including effective overseas factory support during critical builds
- Familiarity with value engineering and structured cost reduction programs executed on shipping products
Google
Apple
NVIDIA
Tesla
Intel
AMD